Dual-Vth Independent-Gate FinFETs for Low Power Logic Circuits by Rostami, Masoud & Mohanram, Kartik
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 3, MARCH 2011 337
Dual-Vth Independent-Gate FinFETs for
Low Power Logic Circuits
Masoud Rostami, Student Member, IEEE, and Kartik Mohanram, Member, IEEE
Abstract—This paper describes the electrode work-function,
oxide thickness, gate-source/drain underlap, and silicon thick-
ness optimization required to realize dual-Vth independent-gate
FinFETs. Optimum values for these FinFET design parameters
are derived using the physics-based University of Florida SPICE
model for double-gate devices, and the optimized FinFETs are
simulated and validated using Sentaurus TCAD simulations.
Dual-Vth FinFETs with independent gates enable series and
parallel merge transformations in logic gates, realizing compact
low power alternative gates with competitive performance and
reduced input capacitance in comparison to conventional FinFET
gates. Furthermore, they also enable the design of a new class of
compact logic gates with higher expressive power and flexibility
than conventional CMOS gates, e.g., implementing 12 unique
Boolean functions using only four transistors. Circuit designs
that balance and improve the performance of the novel gates
are described. The gates are designed and calibrated using
the University of Florida double-gate model into conventional
and enhanced technology libraries. Synthesis results for 16
benchmark circuits from the ISCAS and OpenSPARC suites
indicate that on average at 2GHz, the enhanced library reduces
total power and the number of fins by 36% and 37%, respectively,
over a conventional library designed using shorted-gate FinFETs
in 32 nm technology.
Index Terms—Double-gate, dual-Vth, FinFET, low power de-
sign, technology mapping, transistor.
I. Introduction
THE ITRS has proposed multi-gate field-effect transistors(FETs) such as planar double-gate FETs and FinFETs
as a possible scaling path for low power digital CMOS
technologies [1]. Although early double-gate FETs faced man-
ufacturing challenges associated with vertical structures, more
recently, double-gate devices called FinFETs or wrap-around
FETs that are compatible with standard CMOS over most of
their processing steps have been introduced [2]. The channel
of a FinFET is a slab (fin) of undoped silicon perpendicular to
the substrate. At least two sides of the fin are wrapped around
by oxide simultaneously, which breaks up the active regions
into several fins. As a result, the increased electrostatic control
of the gate over the channel makes very high Ion/Ioff ratios
achievable. FinFETs have also shown excellent scalability,
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suppression of short channel effects, and limited parametric
variations.
A FinFET with two independent gates is a novel variant of
double-gate devices. Two isolated gates are formed by remov-
ing the gate regions at the top of the fin. Although the gates
are electrically isolated, their electrostatics is highly coupled.
In an independent-gate FinFET, the threshold voltage of either
gate is easily influenced by applying an appropriate voltage to
the other gate. This technology is called multiple independent-
gate FET [3] and can be integrated with regular double-gate
devices on the same chip. A successful implementation of
a FinFET device with InGaAs material and a FinFET with
three independent gates has also been reported in [4] and [5],
respectively.
Many innovative circuit styles exploiting the extra gate(s)
in these devices have been proposed in the literature [6]–[9].
In [6], the authors showed that a pair of parallel transistors in
the pull-down or pull-up network of gates can be merged into a
single independent-gate FinFET to get a compact low power
implementation of the same Boolean function. In [7], four
variants for the same function were designed: conventional
shorted-gate (SG) mode, independent-gate (IG) mode with
merged parallel transistors driven by independent inputs, low
power (LP) mode with a reverse-biased back-gate, and an
IG/LP mode that combined the LP and IG modes. The use of
an independent-gate voltage keeper to improve the reliability
of dynamic logic has also been proposed in [9] and [10].
However, no published work based on FinFETs has extensively
explored the possibility of merging series transistors to reduce
power and area.
This paper proposes two innovations in FinFET circuit
design. The first innovation is the realization of dual-Vth
independent-gate FinFETs to enable the merging of pairs of
series transistors in logic gates. We show that a dual-Vth
FinFET can be realized by tuning the electrode work-function,
oxide thickness, gate underlap, and silicon thickness without
any additional biasing scheme. New high-Vth transistors are
realized in addition to the regular low-Vth ones by tuning
these parameters. The high-Vth devices will have low resis-
tance iff both independent gates are simultaneously activated.
The high-Vth behavior complements the behavior of low-Vth
independent-gate FinFETs. The low-Vth devices will have a
low resistance when either of the gates is activated.
The optimum values of the design parameters for both the
low-Vth and the high-Vth devices were determined using the
University of Florida double-gate (UFDG) SPICE model [11].
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The UFDG model is a physics-based model that has shown
excellent agreement with physical measurements of fabricated
FinFETs [11]. It allows several design parameters such as
the fin width, channel length, gate-source/drain underlap, and
work-function to be varied simultaneously. UFDG enables fast
and accurate exploration of the best technologically feasible
parameters that are required to realize independent-gate dual-
Vth FinFETs for the 32 nm node. The threshold voltage of
high-Vth devices is engineered by tuning their silicon thickness
and electrode work-function. It is also shown that increasing
the oxide thickness of high-Vth devices by a factor of two
ensures low current when only one of the gates is activated and
boosts the current when both the gates are activated. Finally,
all the designed devices were simulated and validated using
the Sentaurus design suite [12]. The results show excellent
agreement in I-V behavior, thereby verifying the integrity of
the proposed design methodology.
The second innovation described in this paper, based on
dual-Vth FinFETs, is the design of new classes of compact
logic gates with higher expressive power and flexibility than
conventional forms. Dual-Vth FinFETs with independent gates
make it possible to merge series transistors, and simultane-
ously merging series and parallel transistors allows the realiza-
tion of compact low power logic gates. By performing series
or parallel mergers, logic gates with lower input capacitance
and area footprint can be obtained. Although these fin mergers
come with a slight deterioration in gate delay, it is shown that
reducing the number of stacked devices by series mergers and
moving high-Vth devices closer to the output pin is a good
strategy to mitigate the loss in performance. Further, it is
proposed to use the independent back-gate as an independent
input, effectively doubling the number of inputs to a logic
gate. Using the rules for static logic, if a high-Vth transistor is
used in the pull-down network, the corresponding transistor in
the pull-up network is a low-Vth transistor, and vice versa,
respectively. These transformations enable us to implement
12 (56) unique logic gates using only 4 (6) transistors. Fi-
nally, we also illustrate how defactoring Boolean expressions
can be used to convert the pull-up and pull-down networks
into equivalent forms where series/parallel transistors can be
merged effectively using dual-Vth transistors. The defactor-
ing transformation not only reduces the number of devices,
but also the number of stacked transistors in the optimized
logic gates, which can potentially increase the speed of the
gates.
The logical effort parameters of the basic and the optimized
logic gates were extracted into conventional and enhanced
technology libraries. 16 benchmark circuits from the ISCAS
and OpenSPARC suites were synthesized to operate at a
frequency of 2.5GHz, and their dynamic power was estimated
at 2GHz. The results show that on average, the complete
library reduces the total power by 36% and the number of
fins by 37%, over a conventional library based on shorted-
gate FinFETs in 32 nm technology. On the other hand, the
library that is built using only parallel mergers proposed in
literature results in a 20% reduction in the total power and 21%
reduction in the number of fins, over a conventional library
based on shorted-gate FinFETs in 32 nm technology.
This paper is an extended version of [13]. It provides an
extended investigation of the physical background of these
novel devices. It also introduces new logic gates based on
defactoring of Boolean equations. The effects of process
variations, operating temperature, and operating frequency are
also explored in this version. Section II provides a basic
review of FinFETs. Section III describes the design of dual-Vth
independent-gate FinFETs based on electrode work-function,
gate oxide thickness, silicon thickness, and gate-source/drain
underlap tuning. Section IV describes new circuit styles based
on these FinFETs. Section V presents results and Section VI
is a conclusion.
II. Background
Double-gate devices were first investigated because intu-
itively, an additional gate is expected to suppress short channel
effects and improve Ion/Ioff ratios by increasing electrostatic
stability. The electric potential along the undoped channel
(x direction in Fig. 1) can be approximated by
φ = C0 · exp
(
±x
λ
)
(1)
where C0 is a constant and λ is the natural length of the
device. λ is given by the following expression [1]:
λ =
√
εSi
n · εox toxtSi. (2)
λ should be as small as possible to quickly damp the influence
of drain potential on the channel. Reducing λ is possible by us-
ing high-κ dielectric materials, decreasing oxide thickness tox
and/or silicon thickness tSi, or by increasing the relative control
of the gate through the coefficient n. n is one for single-gate
devices and two for double-gate devices. Thus, using double-
gate devices not only helps suppress short channel effects, but
also relaxes the physical requirements on tSi and tox.
Early double-gate devices were manufactured using planar
technology and suffered from several manufacturing hurdles,
such as self-alignment of the front-gate and back-gate and the
lack of an area efficient contact to the back-gate. Each of
these physical challenges effectively creates new parasitic ele-
ments that counterbalance the main benefits of the double-gate
device. FinFET devices have been proposed to overcome the
manufacturing hurdles of double-gate devices. In FinFETs, the
gate oxide is formed on both sides of the fin simultaneously,
which solves alignment issues of source and drain junctions
and simplifies the manufacturing process.
The FinFET channel is a tiny slab (fin) of undoped silicon
perpendicular to the device substrate. The cross-section of a
typical FinFET is presented in Fig. 1, where tgf, tgb, tSi, and
Lu are the thickness of front-gate, the thickness of the back-
gate, the fin thickness, and the gate-source/drain underlap,
respectively. The height of the fin (hfin) is perpendicular to
this cross-section and is not shown. The fin height, hfin, acts
as the width of the channel. If the front-gate and the back-gate
are shorted (tied), the effective channel width is twice the fin
height. hfin cannot be changed across the chip, but stronger
devices can be built by using an appropriate number of parallel
fins in each transistor. Thus, the channel width of a FinFET
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Fig. 1. 2-D cross section of a typical FinFET.
TABLE I
Physical Parameters of 32 nm FinFETs
Parameter Range
tox of front and back 1–2nm
Source/drain doping 2 · 1020
Work-function n-type 4.5–4.8eV
Work-function p-type 4.5–4.85eV
Lu 3–5nm
Gate length (L) 32nm
hfin 40nm
tSi 6–12nm
VDD 0.9 V
tgf 28nm
tgb 28nm
is given by W = nfin × hfin, where nfin is the number of
parallel fins. Since the distance between the parallel fins must
be greater than or equal to a technology-specified fin pitch, the
fins must be high enough to make the FinFET Ion competitive
with planar CMOS; i.e., FinFETs should be able to deliver
the same Ion for an equal area. However, taller fins come at
the cost of granularity in the gate strength. In other words, the
smallest gates that are usually used in non-critical paths would
be too big, which may increase the leakage power of circuits.
The FinFET structure has several advantages over planar
CMOS. Although phonon and surface scattering is higher than
planar CMOS, the undoped channel of the FinFET eliminates
Coulomb scattering due to impurities, resulting in higher
electron and hole mobilities overall [14]. Furthermore, the
ratio of p-type to n-type mobility is better than CMOS. Unlike
CMOS, the threshold voltage is not altered by variations in
the source-to-body voltage. This, along with improvement
in mobility, paves the way for a longer series of stacked
transistors in the pull-up or pull-down networks of logic gates.
Three available models exist for FinFETs: the predictive
technology model [15], BSIM-MG model [16], and the UFDG
model. Excellent agreement with physical measurements has
been reported for the UFDG model [11]. The UFDG model
successfully accounts for quantum mechanical carrier distri-
bution in the body and channel in both the sub-threshold and
strong inversion regions of operation. Furthermore, the UFDG
model is a physical model that allows designers to change
several design parameters such as fin width, channel length,
gate-source/drain underlap, and work-function simultaneously.
Subthreshold leakage that is the dominant component of
leakage in FinFETs, is rigorously treated within the UFDG
model. Note that the UFDG model does not account for the
gate leakage in FinFETs. This is not a significant drawback
since gate leakage is not the dominant leakage component in
FinFETs owing to the presence of a low electric field across
the gate.
All simulations reported in this paper were performed with
the UFDG model. In Table I, we report the typical ranges
of physical parameters for a 32nm FinFET technology used
in our simulations. Note that all the parameters are in the
acceptable range for this technology node. Note also that
the designed FinFETs are validated with Sentaurus TCAD
simulations to ensure the integrity of the designed FinFETs,
as reported in Section III.
III. Dual-Vth Independent-Gate FinFETs
IG FinFETs can be fabricated along with conventional SG
devices on the same die by removing the top gate region of
the FinFET. Since the thickness of the silicon fin is small
(1–2nm), the electrostatic coupling between the gates is high,
and the channel formation in one gate is highly dependent on
the state of the other gate. In other words, channel formation
under a gate is easier if the other gate is already turned on.
Furthermore, if the back-gate of an IG FinFET is disabled,
not only is no channel formed near the disabled gate, but
the threshold voltage of the other gate is also increased.
Hence, disabling one gate reduces the drive strength of the
transistor by more than half. However, the disabling of one
gate may speed up the circuit indirectly, because the input
capacitance of devices with disabled back-gates is roughly
half of conventional shorted-gate devices. The reduction in
the input capacitances reduces the load on the gate that drives
them, which makes disabled back-gate FinFETs an attractive
option for non-critical circuit paths. Note that the back-gate of
n-type and p-type devices are disabled by applying zero and
VDD, respectively.
In conventional IG FinFET devices, a channel will be
formed if either of the gates is activated. In other words,
the device behaves like the OR function; so, they are suitable
for merging parallel transistors in pull-up or pull-down logic
networks. However, in order to merge series transistors, we
need devices that behave like the AND function. Such a device
is required to have a higher threshold voltage than the regular
devices. In IG devices with AND-like behavior, if just one
gate is activated, the threshold voltage must be high enough
to prevent meaningful channel formation. But, if the other
gate is also turned on, fast electrostatic coupling between
the two gates must decrease the threshold voltage and enable
channel formation. In other words, these high-Vth devices must
be activated iff both their gates are activated in order to
be suitable for merging series transistors. Note that high-Vth
FinFETs cannot be realized by engineering the channel dopant
concentration, like [17], because the FinFET channel should be
kept undoped to avoid excessive random dopant fluctuations.
In this paper, we show that high-Vth IG FinFETs can be
realized by careful selection of FinFET physical parameters
without the use of any additional bias voltages. Tuning the
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gate oxide thickness, the electrode work-function, the silicon
thickness, and the gate-source/drain underlap to realize dual-
Vth devices is thoroughly explored in this section.
A. Design of High-Vth Devices
The physical parameters of high-Vth devices must be se-
lected to achieve the following two objectives simultaneously:
1) if only one gate is activated, the current must be as low as
possible, and 2) if both gates are activated, the current must
be as high as possible. The first objective necessitates that the
device have a high-threshold voltage. The threshold voltage of
a FinFET threshold voltage is approximated by
Vth = −φms +
QD
Cox
+ Vinv + V
QM − VSCE (3)
where φms is the difference between work-function of elec-
trode and silicon, QD is the depletion charge in the channel,
Cox is the gate capacitance, Vinv is a constant that represents
the limited availability of inversion charges in the undoped
channel, VQM models the quantum-mechanical increase in
the threshold voltage, and VSCE models the short channel
effect [1]. Since the transverse electric field is quite low in
undoped FinFETs with silicon thickness greater than 5 nm
[18], VQM is negligible for the FinFETs considered in this
paper with tSi in the 6–12 nm range. QD is relatively small
in undoped or slightly doped channels, hence increasing tox
(∝ C−1ox) does not have much effect on threshold voltage.
In summary, a high threshold voltage can be achieved only
by manipulating the φms and VSCE terms. Since VSCE is
mainly governed by the thickness of the silicon, decreasing
tSi improves the short channel effects and hence increases the
threshold voltage.
Increasing the threshold voltage is not sufficient to simul-
taneously achieve objectives 1 and 2. Besides the threshold
voltage, it is imperative to manipulate the subthreshold slope
in modes 1 and 2. The subthreshold slope S is the logarithm
of the slope of the device I-V curve in the subthreshold region
and is given by the following equation:
S =
∂VGS
∂ log IDS
= ln10 · kT
q
· VGSψSi = 60 ·
VGS
ψSi (4)
where ψSi is the surface potential at the gate of interest.
For the case when one of the gates is deactivated and the
other is turned on, meeting 1 requires that S must be as
high as possible to decrease Ion. The subthreshold slope can
be approximated by the following equation in this mode of
operation [19]:
S = 60 · tSi + 6tox
tSi + 3tox
. (5)
Differentiating this equation with respect to tox yields
η1
(tSi + 3tox)2
(6)
where η1 is a positive constant. Since this derivative is always
positive, the subthreshold slope S can be increased in this
mode by increasing tox for the device.
For the case when one of the gates is already activated and
the other gate is to be turned on, 2 requires that S must be as
low as possible to increase the Ion. S can be approximated in
this mode by [19]
S = 60 · tSi + 6tox
3tox
. (7)
Differentiating this equation with respect to tox yields
−η2
(3tox)2
(8)
where η2 is a positive constant. Since the derivative in this
mode is always negative, the subthreshold slope S can be
decreased in this mode by increasing tox for the device.
Thus, higher tox increases S in mode 1 decreases it in
mode 2, and helps achieve both objectives simultaneously.
However, as (6) and (8) show, the gain from increasing tox
quickly diminishes as tox increases. In undoped devices, the
gate quickly loses control over the channel if tox is increased
aggressively [20]. In fact, the overall leakage first decreases as
tox is increased. Beyond a certain point, however, this trend
reverses and leakage current increases due to severe drain-
induced barrier lowering effects. Thus, there exists an optimum
tox to obtain minimum leakage, while trying to achieve both
objectives 1 and 2.
B. The Optimum Gate Underlap
In addition to the work-function, the silicon thickness, and
the oxide thickness, it is also necessary to consider the effects
of gate-source/drain underlap on the performance of low and
high-Vth devices. As described in the previous sections, an
optimum underlap is imperative for efficient suppression of
short channel effects. Optimizing the amount of underlap has
been used in the literature to enhance the performance of
FinFETs [21], [22]. The effect of underlap on performance
can be modeled by a bias-dependent effective channel length.
Under weak inversion, the underlap is added to the gate length,
which causes a drastic reduction in Ioff . At high drain-source
voltages, the effective channel length is almost the same as
the physical channel length resulting in a small reduction in
Ion. Hence, the amount of underlap must be carefully selected
to achieve the highest possible suppression of short channel
effects, while keeping Ion in its acceptable range.
Besides Ion, Ioff , and drain/source contact resistances, the
parasitic gate-source/drain capacitances (CGS/D) also strongly
depend on the amount of underlap. These parasitic capaci-
tances are caused by inner and outer fringing electric fields and
are important in performance optimization of FinFETs [18].
Increasing the underlap separates the gate and source/drain
region further from each other, which reduces the gate para-
sitic capacitances. Therefore, modifying the gate capacitance
enables a tradeoff between the power and speed of logic
gates. The delay of a logic gate depends on Ion and the gate
capacitance as
td ∝
Ion
CGS/D
. (9)
Hence, increasing the underlap may improve the speed of
gates, while counter-intuitively decreasing Ion. In the following
paragraphs, the electrical characteristics of these devices will
be explored.
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Fig. 2. I-V curves of (a) n-type and (b) p-type high-Vth and low-Vth FinFETs in shorted-gate and disabled back-gate modes.
C. Characteristics of Low and High-Vth Devices
The tox, tSi, LU, and electrode work-function (φ) of p-
type and n-type FinFETs were swept over their ranges in
UFDG to obtain the optimum combination of these parameters,
summarized in Table II. In this paper, the threshold voltage is
defined as the gate-source voltage necessary to obtain IDS =
100 nA/µm, when VDS = 50 mV [23]. Threshold voltage of
both high-Vth and low-Vth FinFETs in SG and disabled back-
gate modes (IG) are also listed in Table II. As expected, the
threshold voltage difference between SG and IG modes is
considerably higher in high-Vth devices than low-Vth devices.
This difference is explained by the fact that in the IG mode
of low-Vth FinFETs, the inversion layer can be easily formed.
This channel shields further gate-to-gate coupling, and hence a
huge drop in threshold voltage is not seen in this mode [17]. In
contrast to low-Vth devices, no inversion layer can be formed in
the IG mode of high-Vth FinFETs. Thus, when both gates in a
high-Vth FinFET are simultaneously on, the strong electrostatic
coupling between them creates an inversion layer and produces
an acceptable Ion. Further, the tSi of high-Vth devices is chosen
to be smaller to enhance this effect.
SPICE simulations with the UFDG model have shown that
using the physical parameters in Table II results in acceptable
performance with minimum static leakage in both high-Vth
and low-Vth devices. I-V curves of n-type and p-type FinFETs
for four configurations: low-Vth shorted-gate, low-Vth disabled
back-gate, high-Vth shorted-gate, and high-Vth disabled back-
gate are shown in Fig. 2. Static leakage of these modes is also
in the range of a recently manufactured FinFET [24].
All the n-type and p-type devices were simulated and
validated with the Sentaurus design suite [12] to verify the
integrity of the proposed methodology. The 2-D FinFET
structure shown in Fig. 1 [25] was used for the simulations.
In Sentaurus, the drift-diffusion mobility and density-gradient
quantum correction models were enabled. Since FinFETs
consist of ultrathin slabs, quantum correction is also neces-
sary and this feature was enabled. The mobility models also
include mobility degradation due to scattering and high lateral
and perpendicular electric fields. Additional steps to calibrate
the Sentaurus tools for a completely accurate simulation of
FinFETs are discussed in [26]. The results of simulations
Fig. 3. UFDG (dotted lines) and TCAD (solid lines) simulations of n-type
devices are compared.
are compared with UFDG in Fig. 3 for n-type devices. The
figure confirms the underlying hypothesis that high-Vth devices
with AND-like behavior and manageable leakage is physically
possible in FinFETs.
From the I-V curves, it is clear that if just one gate is
activated in high-Vth transistors, the current is low enough that
the transistor can be considered to be in the off-state. Thus,
these devices will still have low static leakage. In the case
of low-Vth devices, if just one of the gates is activated, the
device can be considered to be in the on-state. However, the
device current drive is around 60% less than the current drive
of shorted-gate devices. Lower current drive makes the gates
with merged series or parallel transistors slower than gates
with conventional shorted-gate transistors and limits their use
to non-critical paths.
D. Fabrication Issues of High-Vth Devices
Note that technologically, fabricating multiple work-
functions requires two additional steps to mask and etch
the gate material. It has been reported [27] that the work-
function of TiN gate on HfO2 oxide is 4.83eV and the work-
function of TiN gate on SiO2/HfO2 can be set to 4.54eV by
modulating the SiO2 thickness. These values are very close to
the selected work-functions in Table II. It is also possible to
have two values for tox; even FinFETs with asymmetric front
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TABLE II
Vth , tox, and Electrode Work-Function (φ) of High-Vth (H) and Low-Vth (L) Devices in Shorted-Gate (SG) and Disabled Back-Gate
(IG) Modes
tox (nm) φ (eV) tSi (nm) lu (nm) Vth (V)
SG IG
L H L H L H L H L H L H
n-type 1 2 4.5 4.8 12 6 3 5 0.18 0.3 0.54 0.97
p-type 1 2 4.85 4.5 12 6 3 5 0.09 0.16 0.5 0.95
Fig. 4. Symbols for independent-gate (IG) and shorted-gate (SG) low-Vth
and high-Vth n-type and p-type double-gate FinFETs. The dotted-X sign in
high-Vth devices denotes their AND-like behavior.
and back tox have been recently reported [24]. Gate underlap
engineering has also been considered as an attractive design
option in FinFETs [28].
The proposed high-Vth IG devices are robust to parametric
variations in oxide thickness and do not lose their AND-
type functionality. Variations in oxide thickness degrade sub-
threshold slope and change the gate capacitance, but do not
have a huge impact on the Vth of these devices due to
negligible inversion charge QD [see (3)]. Further, FinFETs
are known to be less susceptible to variations in physical
parameters in comparison to planar CMOS, with the exception
of variations in tSi [29]. Process variations in tSi influence
the device characteristics by means of quantum-mechanical
effects. However, the values of tSi used in this paper are
high enough to render the conversion probability of a high-Vth
device to a low-Vth device negligible.
In the next section, we describe new circuit styles and logic
gates based on these dual-Vth FinFETs.
IV. Logic Design with Dual-Vth FinFETs
In this section, the effects of merging series and parallel
devices are first analyzed. Without loss of generality, two
special cases will be further investigated: logic gates with two
devices in either pull-down or pull-up networks and Boolean
series-parallel networks with four inputs. Then, novel logic
gates are introduced by defactoring the Boolean equations in
either pull-down or pull-up networks. All experiments in this
section have been performed with VDD = 0.9 V. The circuit
symbols of dual-Vth FinFETs in SG and IG configurations are
shown in Fig. 4.
A. Merging and Back-Gate Disabling
Fig. 5 presents all possible realizations of a NAND gate with
two inputs. NAND2 is the conventional 2-input gate that uses
low-Vth FinFETs in shorted-gate configuration. NAND2 dis
is derived by disabling the back-gates of all devices in the con-
ventional NAND2 gate. NAND2pu is the result of merging two
parallel transistors and replacing it by one low-Vth FinFET in
the pull-up network of NAND2. NAND2pu dis is derived by
disabling the back-gates of pull-down devices of NAND2pu.
The two series transistors in the pull-down network of the
conventional NAND2 gate can be replaced by one high-Vth
transistor to realize NAND2pd. NAND2pd dis is derived by
disabling the back-gates of pull-up devices in NAND2pd. Fi-
nally, one can merge both series and parallel transistors in the
conventional NAND2 gate to realize NAND2pdpu. The first
four figures of Fig. 5 have been proposed in the literature [6],
[7] for FinFET devices with some minor modifications. The
last three gates can only be realized with the proposed high-
Vth devices. In Table III, low-to-high (Tplh) and high-to-low
(Tphl) transition delays, average input capacitance (Cin)1, and
the static power consumption of these gates in four possible
input configurations are reported. It should be noted that the
static leakage current can vary by more than one order of mag-
nitude depending on the input to the gates. For example, the
static leakage of NAND2 in its four input configurations is 6.3
pA, 19pA, 19.7pA, and 943pA, and the average as recorded in
Table III is 245pA. Thus, it is necessary to simulate the gates
in all input configurations in order to estimate static power.
From the table, it is seen that merging parallel transistors
has a negligible effect on static power consumption. How-
ever, merging series transistors with an IG high-Vth FinFET
increases average static power by an order of magnitude. This
increase is because for some input patterns one of the gates is
active while the other gate is inactive. Although the high-Vth
FinFET is supposed to be in the off-state, the activation of
one of its gates reduces the threshold voltage and results in an
increase in static power consumption. Since the FinFETs were
engineered with adequate LU and tSi:L ratios, the worst-case
leakage current of 0.88 nA is still comparable to 2.9 nA for
an equivalent planar 32 nm CMOS technology [15]. Also note
that both series and parallel transistor merging and back-gate
disabling results in a circuit with higher worst-case transition
delay.
The gates realized by merging parallel transistors or dis-
abling the back-gate generally have less input capacitance,
leakage power, and gate overdrive. The input capacitance of
the gate can also be further reduced by merging the series
transistors. The series merger may even help to balance the
relative drive strength of the pull-down and pull-up networks,
1UFDG is based on Berkeley SPICE3 and does not have a command for
capacitance extraction. An AC voltage source should be placed at the node
of interest to measure the imaginary component of current at the node. The
capacitance is calculated using the following equation: C = I2πfV , where f is
the frequency of the voltage source.
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Fig. 5. NAND2 gates designed by disabling the back-gates and merging parallel or series transistors.
TABLE III
Characteristics of Conventional and Novel NAND Gates
Gate Intrinsic (ps) FO4 (ps) Ioff (pA), ba, b is the MSB Cin(aF)
No.
Tphl Tplh Tphl Tplh 00 01 10 11 Avg. Trans.
NAND2 3.9 2.2 8.4 7.3 6.3 19 19.7 943 246 83 4
NAND2 dis 5.6 4.1 13.7 14 6.3 14.4 19.7 943 245 48 4
NAND2pu 2.5 4.2 6.3 12.9 6 19 19.7 471 129 61 3
NAND2pu dis 5 3.4 13 14.2 6 14.4 19.7 471 128 46 3
NAND2pd 5.1 2.2 12.5 7.1 5 1284 1284 942 878 52 3
NAND2pd dis 4.7 3.7 9.5 11.7 5 1284 1284 942 878 33 3
NAND2pdpu 4.1 2.9 9 11.6 5 1284 1284 761 761 31 2
which results in the reduction in the worst-case delay of the
gate. The worst-case delay of NAND2 pu is 4.5 ps, while it
is 4.1 ps for NAND2 pdpu. The Tplh and Tphl of NAND2pu
are not balanced and a race exists between the pull-up and pull-
down networks while it switches. On the other hand, merging
of cascaded n-type devices lessens the drive power of the pull-
down network and mitigates this problem [7].
B. Novel Dual-Vth Logic Gates
The availability of dual-Vth IG FinFETs motivates design
of a new class of compact logic gates with higher expressive
power and flexibility. Both high-Vth and low-Vth transistors are
utilized in both the pull-up and pull-down networks. High-
Vth IG devices inherently act as an AND function. They will
have low resistance if both their inputs are on. Thus, they can
be considered as a network with two series transistors. With
the same reasoning, low-Vth IG FinFETs can be represented
by two parallel transistors in the Boolean network. The rules
for static logic require that the pull-down network should
be the dual of the pull-up network. Hence, if a high-Vth
transistor is used in pull-down network with inputs a and b,
the corresponding device in the pull-up network is a low-Vth
device with inputs a and b, and vice versa.
Starting from a structure that resembles the NAND2 gate in
Fig. 6, low-Vth transistors are used in the pull-down network
and high-Vth transistors in the pull-up network. The stacked
devices show higher resistance than the parallel devices.
Therefore, it is preferable to use the stronger low-Vth devices
in series structures. This consideration makes balancing the
pull-up and pull-down networks easier during design. For the
logic gate shown in Fig. 6, the pull-down network will be
activated iff the Boolean function of (10) holds
PD = (a + b) ∗ (c + d). (10)
Fig. 6. Novel implementation of [(a + b) ∗ (c + d)]′ .
Similarly, the pull-up network will be activated iff (11) holds
PU = (a′ ∗ b′ ) + (c′ ∗ d ′ ). (11)
These two equations are Boolean complements and they will
never be true simultaneously. Thus, the logic gate represented
in Fig. 6 is a static logic gate. Other compact Boolean
functions can be realized from this structure. For example,
if the inputs c and d are replaced by the complements of the
inputs a and b, (i.e., c = a′ and d = b′ ), the gate becomes one
of the most compact implementations of XNOR logic. This
structure is flexible and can easily realize the XOR function
when b, c, and d are replaced by b′ , a′ , and b.
Independent-gate dual-Vth FinFETs increase the available
options in logic circuit design. For example, it is possible
to implement 12 unique Boolean functions using only four
transistors as follows. Since the pull-up network is the dual
of the pull-down network, it is sufficient to enumerate all the
unique configurations in the pull-down network. A logic gate
with two IG transistors in the pull-down network can have
two, three, or four inputs. With two inputs, all the devices
should be SG low-Vth devices; i.e., there is only one option.
With three inputs, one of the FinFETs must be an IG FinFET
and the other must be a SG FinFET. Two options exist for
the IG device: a high-Vth or a low-Vth device. Finally, with
four inputs, all devices must be IG, and three possible options
exist: both low-Vth, both high-Vth, and a low-Vth along with
a high-Vth FinFET. Thus, we have six unique combinations
of dual-Vth FinFETs. Finally, since the two transistors in the
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pull-down network can be in series or in parallel, a total of
12 unique Boolean functions can be realized using four IG
dual-Vth FinFETs.
The number of logic gates that can be implemented using
dual-Vth FinFETs increases exponentially with the number
of transistors used in the gate. For example, if the gate
has six transistors (three each in the pull-down and pull-up
network), 56 unique gates can be realized. Although some of
the 56 gates are functionally equivalent, they are structurally
different. Some of them are not as competitive in performance
as other members of this logic family. This lower performance
is mostly due to a large difference between low-to-high and
high-to-low transition delay that occurs when high-Vth devices
are stacked in either the pull-down or pull-up network.
Since static CMOS logic is inverting, the delay where
several gates are cascaded usually reduces skew between Tphl
and Tplh. This inverting nature enables the synthesis tool to
use skewed gates during its optimization. It is also possible
to address the skew by increasing the number of fins in the
stacked high-Vth devices. However, it may result in a large
increase in input capacitance of the gate, such that the fanout-
of-four delay may remain almost unchanged. In the next sub-
section, we use an example to illustrate design rules that can
be used to further optimize the performance of dual-Vth logic
gates.
C. Case Study of Boolean Networks with Four Inputs
The number of possible non-isomorphic series-parallel net-
works in the pull-down network that can be implemented
using four devices is ten. For the rest of this discussion, we
assume that both the pull-up and the pull-down networks are
simultaneously modified; i.e., a series (parallel) merger in the
pull-up (pull-down) network is mirrored by a parallel (series)
merger in the pull-down (pull-up) network. More than one
merging can be performed on some of these networks, thereby
increasing the available flexibility in logic design. Without
loss of generality, we investigate the available options for
implementing the network that implements [(a + b) ∗ c ∗ d]′ .
Fig. 7 shows four possible implementations of this logic
function. Worst case Tphl and Tplh with average Ioff and
input capacitance of these implementations are also listed in
Table IV. The first implementation only uses shorted-gate low-
Vth devices. In the second and third implementation, only one
parallel or series merger is performed on the pull-up and pull-
down networks, respectively. The last implementation applies
one series and one parallel merger in both the pull-up and
pull-down network and requires only four transistors.
Table IV shows that considerable reduction in input capac-
itance of gates can be achieved by merging series or parallel
devices. The reduction in input capacitance comes with a slight
deterioration in transition delays, which can be tolerated if
the gate is not on a critical path. Despite the fact that all
devices in the fourth configuration have been merged, this
configuration still has better intrinsic Tphl than the second
and third configurations, because the pull-up and pull-down
networks have become more balanced in this configuration.
Also, the high-Vth device in the pull-down network of the
third and fourth configurations has been moved up closer to
the output pin. This design rule helps reduce the worst-case
Tphl and Tplh delay of the third configuration from 10.6 ps
and 7.2 ps to 7.5 ps and 4.4 ps, respectively. The next section
discusses a method to realize a new class of logic gates by
defactoring the Boolean equations that govern the pull-down
or pull-up networks.
D. Novel Gates by Defactoring the Boolean Function
It is also possible to use dual-Vth FinFETs to realize compact
logic gates by using defactorization of Boolean expressions.
Consider the logic network in Fig. 8(a) that conducts between
nodes x and y iff [a+(b∗c)] holds true. The logic network on
the left in the figure is realized using conventional FinFETs,
whereas the logic network on the right is realized using dual-
Vth independent-gate FinFETs. The Boolean function of the
logic network on the right, [(a + b) ∗ (a + c)], is derived by
defactoring the original Boolean equation [a+(b∗c)]. Similarly,
Fig. 8(b) illustrates the application of the same defactoring
procedure to [a∗ (b+c)]. The defactored logic [(a∗b)+ (a∗c)]
is implemented on the right in the figure by using high-Vth
devices.
Although these new realizations may increase the worst-
case transition delays, the new gates will require fewer fins
and the input capacitance seen from inputs b and c is reduced
by roughly 50%. As a result, defactoring can be used to realize
novel logic gates based on dual-Vth FinFETs. These gates
have the advantages of low power and low area, and they
find ready use on non-critical paths. Furthermore, as illustrated
in Fig. 8(b), defactoring allows the reduction of the number
of series-stacked transistors from two to one. This cannot be
achieved using the conventional parallel merge transformation
of the transistors b and c using a low-Vth FinFET, as described
in the literature [8].
We discuss the tradeoffs of defactoring using the following
example. If the Boolean function [a ∗ (b + c)]′ is implemented
with conventional shorted-gate FinFETs, its pull-up and pull-
down networks are illustrated by the figures on the left in
Fig. 8(a) and (b), respectively. Note that the n-type FinFETs
will have to be replaced by p-type FinFETs in Fig. 8(a).
The defactoring procedure described above can be applied
to either its pull-down network, its pull-up network, or both.
Table V compares the characteristics of the conventional im-
plementation of [a∗(b+c)]′ with the implementations obtained
by defactoring transformations. The table shows that the full
defactoring transformation can reduce input capacitance by up
to 47%.
Intrinsic Tphl increases from 5.4ps to 7.7ps when only the
pull-down network is defactored, as illustrated in Fig. 8(b),
since the independent-gate FinFETs in the pull-down network
are replaced by high-Vth FinFETs. On the other hand, intrinsic
Tplh increases from 4.6 ps to 15.2 ps when only the pull-
up network is defactored, as illustrated in Fig. 8(a). It is
observed that defactoring only the pull-up network has a
more adverse effect on the worst-case transition delay. The
reason can be attributed to the fact that the number of stacked
devices remains the same when only the pull-up network is
defactored. However, the number of series-stacked transistors
is reduced from two to one when only the pull-down network
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Fig. 7. Four possible implementations of [(a + b) ∗ c ∗ d]′ . (a) Conventional implementation with shorted-gate FinFETs. (b) Compact implementation with
one parallel merger in the pull-down network and corresponding series merger in the pull-up network. (c) Compact implementation with one series merger in
the pull-down network and corresponding parallel merger in the pull-up network. (d) Compact implementation with one series and one parallel merger each
in the pull-up and pull-down networks.
TABLE IV
Characteristics of Conventional and Novel Implementations of [(a + b) ∗ c ∗ d]′
Gate Intrinsic (ps) FO4 (ps) Ioff (pA), dcba, d is the MSB Cin (aF) No.
Tphl Tplh Tphl Tplh 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Avg. Trans.
(a) 5.2 4.8 12.5 13.8 4.8 6.2 6.2 6.2 8 18.7 18.7 18.8 8 19 19 19 39 1414 1404 1097 256 73 8
(b) 6.2 5.1 12.8 13.2 3.9 5.4 5.4 6.2 6.3 14 14 19 6 14 14 19 19.7 3528 3504 948 508 50 6
(c) 7.5 4.4 16.9 13.6 5 5 5 5 15.4 1284 1284 1284 15 1282 1282 1282 26 942 943 628 643 50 6
(d) 6.1 5.1 17.5 12.1 4.8 5 5 5 8.1 1284 1284 1284 8.1 1282 1282 1282 13 3056 3033 476 894 32 4
TABLE V
Characteristics of Conventional and Defactored Implementations of [a ∗ (b + c)]′
Gate Intrinsic (ps) FO4 (ps) Ioff (pA), cba, c is the MSB Cin(aF) No.
Tphl Tplh Tphl Tplh 000 001 010 011 100 101 110 111 Avg. Trans.
Conventional 5.4 4.6 10 13.5 8 39 19 933 19 942 19 628 326 78 6
Pull-down 7.7 3.3 15.2 12 10 2565 1289 933 1289 943 2569 628 1278 53 5
Pull-up 4.3 15.2 7.2 29.2 8 39 19 377 19 471 19 156 138 65 5
Both 5.9 6 10.5 19.5 10 2565 1289 378 1290 471 2570 157 1091 40 4
is defactored, which has a mitigating effect on transition
delays.
It is also observed that defactoring only the pull-up (pull-
down) network has a positive impact on the transition delay
of the pull-down (pull-up) network. For example, the Tplh
of the gate where only the pull-down network is defactored
is reduced from 4.6ps to 3.3ps. This reduction is explained
by the fact that the pull-up network is relatively stronger
than the defactored pull-down network. Similarly, the Tphl
of the gate where only the pull-up network is defactored
is reduced from 5.4ps to 4.3ps. The pull-down network is
relatively stronger than the defactored pull-up network, which
explains the reduction in delay. This effect can be mitigated by
defactoring both the networks simultaneously to balance their
strength and reduce contention during switching. When the
pull-up and pull-down networks are simultaneously defactored,
the Tphl and Tplh increase from 5.4ps to 5.9ps and 4.6ps to 6
ps, respectively, over the conventional gate with independent-
gate FinFETs.
It is also observed that the effect of defactoring on FO4
delays is less than its effect on intrinsic delays. For example,
defactoring only the pull-up network increases the intrinsic
Tplh by 230% (from 4.6ps to 15.2ps), while it increases the
FO4 Tplh by 123% (from 13.5ps to 29.2ps). This difference is
to be expected because FO4 delay is estimated by simulating
gates that drive four identical copies. In this case, the fanout
gates have lower input capacitance after the defactoring trans-
formation. The possible application of these gates in sequential
elements is explored next.
E. Sequential Elements with High-Vth Devices
Sequential elements are one of the most sensitive elements
of integrated circuits. This paper introduced novel high-Vth
devices with the goal of providing more flexibility in design of
low-power combinational circuits. Gates realized with dual-Vth
FinFETs are inherently slower, but their noise and parametric
variation is not fundamentally different from gates based on
conventional FinFETs. Although there are some works [30],
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Fig. 8. Novel logic gates by defactoring the Boolean function by using (a)
low-Vth and (b) high-Vth FinFETs.
[31] that report improved performance in sequential elements
with the use of low-Vth independent-gate FinFETs, they are
mostly used to weaken “the feedback loop” in flip-flops and
latches. As a result, it is the position of the authors that the
application of the dual-Vth devices will remain limited in the
design of sequential elements.
F. The Effects of Process Variation on Leakage
Since the device on-current can be approximated to have
a linear dependence on its physical parameters, the statistical
average of the on-current will be the same as its nominal value
under process variations. However, this approximation does
not hold for the off-current (leakage) of the device, since the
leakage current has an exponential dependence on its physical
parameters. In other words, leaky devices contribute to the
bulk of the statistical average, and hence the average leakage
becomes higher than the nominal leakage.
We simulated the leakage current of the proposed devices
using Monte-Carlo simulations. The main sources of perfor-
mance variations in FinFETs are thickness of silicon, thickness
of oxide, fin height, and channel length [32]. Since leakage
has a linear dependence on fin height, variations in the fin
height are not considered in this paper. The variations in the
remaining variables are approximated to have Gaussian distri-
butions in which their 3σ equals to 10% of their corresponding
nominal values2. In undoped devices with a length of less than
15nm, the unwanted presence of a few dopants in the channel
is enough to effectively influence the threshold voltage, and
the resulting distribution of the threshold voltage would not
be even Gaussian [33]. Since the channel length considered
in this paper is 32nm, we do not consider the random dopant
fluctuations in our simulations.
From the Monte-Carlo simulations, we observed that the
average leakage current of the devices is roughly 5% higher
than their nominal values. In logic gates, the leakage path
from VDD to the ground consists of two or more n-type or p-
type devices in which some of them are in linear mode while
the rest are in their non-linear mode. Therefore, the effects
of non-linearity are less pronounced in the leakage of the
2It was observed that UFDG becomes unstable if different values are
selected for the back-gate and front-gate oxide thicknesses. Thus, we assumed
that oxide thicknesses of back-gate and front-gate are perfectly correlated.
logic cells. This observation has been confirmed by Monte-
Carlo simulations over all combinations of inputs to the logic
gates, which show that the statistical average of leakage of
the cells is higher than their nominal value by 2% to 3%.
In the next section, the libraries provided to the synthesis
tool use the statistical average for leakage power of each
cell, and not the nominal value. Using the statistical average
makes the leakage analysis more accurate. The savings in total
power consumption and number of fins that can be achieved
by using these optimized gates in combinational circuits are
summarized in the next section.
V. Results
This section presents the results for improvements in the
number of fins and power consumption that the proposed
circuit innovations offer and compares these results to pre-
viously published work. In the first step of implementation,
logical effort [34] parameters of all novel and conventional
gates are extracted using rigorous UFDG SPICE simulations.
They consist of input and output capacitances, intrinsic delay,
fanout-of-four delay, rise and fall resistance, and statistical
average of leakage power over all input vector permutations.
In the next step, three technology libraries are generated using
the extracted parameters. They are called basic, previous work,
and complete libraries.
1) Basic library: it is the simplest library and contains only
the conventional gates, i.e., shorted-gate NOT, NAND2,
NOR2, NAND3, NOR3, AND OR, OR AND, and so
on.
2) Previous work library: in addition to the gates from the
basic library, this library with 41 cells contains the logic
gates that are realized by merging parallel transistors or
disabling the back-gate as proposed in prior work [6],
[7].
3) Complete library: this library with 135 cells uses high-
Vth devices along with regular low-Vth devices, and
contains all the gates that are realized by merge series
or parallel transformation, along with the gates realized
by defactoring the Boolean equations. This library is a
super-set of the two previous libraries.
Each gate is represented in the libraries by four different
strengths, i.e., 1X, 2X, 3X, and 4X. The strength of FinFET
gates can be increased by adding parallel fins in each of its
transistors. Therefore, FinFET gate sizing is inherently a dis-
crete optimization problem, and heuristics have been proposed
in [35] to tackle this problem. Synopsys Design Compiler
was used to synthesize and map 16 ISCAS and OpenSPARC
benchmarks using these three libraries. It is necessary to
estimate the dynamic frequency of all circuits at the same
frequency in order to have a meaningful comparison between
them. Thus, all circuits are synthesized to meet a timing goal
of 2.5GHz, and the dynamic power of all circuits is estimated
at a frequency of 2GHz. This difference between the frequency
of synthesis and power calculation was adopted to mirror the
common practice of guard-banding against process variations.
In the absence of input traces, dynamic power is estimated
by assuming that the signal activity factor at all the primary
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TABLE VI
Static Power (nW), Dynamic Power (µW), and Number of Fins of Sixteen Benchmarks from the ISCAS and OpenSPARC Benchmarks
Are Listed. They Are Mapped Using Three Different Technology Libraries: Basic, Previous Work, and Complete
Basic Previous Work Complete
Circuit No. Power No. Power No. Power No.
Cells Dyn‡ (µW) Stat (nW) Fins Dyn‡ (µW) Stat (nW) Fins Dyn‡ (µW) Stat (nW) Fins
b9 66 1.4 96.2 296 1.2 84.3 255 0.9 157.4 203
C880 232 6.0 361.9 1124 4.3 307.3 896 3.3 715.2 711
C1908 262 6.7 426.9 1340 5.3 388.5 1093 3.8 816.1 881
C499 310 9.9 508.6 1414 7.8 391.0 1128 6.6 899.8 901
C1355 314 6.6 396.1 1128 5.3 315.6 899 3.7 630.4 760
dalu 365 6.7 668.7 2202 5.4 530.9 1785 3.5 1331.0 1363
C3540 493 10.8 773.5 2660 8.9 629.4 2128 6.2 1652.0 1658
sparc ifu errctl 1208 22.1 1764.0 5452 18.0 1522.0 4424 14.2 2901.0 3658
C7552 1210 37.3 2058.0 5874 29.7 1635.0 4673 20.1 4378.0 3595
tlu hyperv 1302 28.8 2117.0 6436 23.3 1988.0 5108 16.9 4617.0 3974
sparc ifu fcl 1548 32.0 2317.0 7368 25.5 1935.0 5881 19.4 3767.0 4737
sparc exu ecl 1761 36.2 2685.0 7854 29.2 2222.0 6240 23.9 4387.0 5221
sparc ifu ifqdp 2158 51.4 3343.0 10 492 40.6 2293.0 8135 30.5 6135.0 6470
sparc ifu errdp 2979 61.8 4776.0 14 872 48.7 3759.0 11 611 35.6 9023.0 8923
C6288 3223 131.9 6424.0 17 668 117.4 5575.0 16 216 65.5 6287.0 10 266
sparc exu byp 4482 116.2 7628.0 25 140 91.8 5934.0 19 504 64.6 15650.0 14 681
Average – 35.4 2271.5 6957.5 28.9 1844.4 5623.5 19.9 3959.2 4250.1
‡ Dynamic power of all circuits is estimated at 2 GHz. Simulations are performed at 75 °C.
inputs is 10%. From the primary inputs, the activity factor
of all other gates in the circuit is estimated by Monte-Carlo
logic simulations. This is implemented by adding modules to
ABC [36]. As mentioned earlier, the static power consumption
can differ by more than one order of magnitude depending
on the input signals applied to the gate. Thus, each cell is
simulated in all its input configurations and the average over
all configurations is recorded in the Synopsys libraries.
Since there is no available tool to place and route the
FinFET circuits, the number of fins is selected as an indicator
of cell area. If an independent-gate FinFET is used in a cell, the
cell area will be increased due to routing complexity incurred
by additional contacts. However, since the fin count is reduced
substantially by using the complete library and from previous
similar works [6], we predict that the area improvement will
still hold true for the place-and-routed circuits. The first and
second columns of Table V give the name of the circuit and
the number of cells in the circuit when it is synthesized with
the basic library. This number gives a good estimate of the
original circuit size. The number of fins, leakage power, and
dynamic power are listed in Table V for each circuit after tech-
nology mapping with the basic, previous work, and complete
libraries.
The overall trend of results indicates that the previous
work library provides limited reduction in dynamic power
or number of fins. However, the complete library provides
larger reductions in dynamic power. This reduction is due
to inclusion of novel logic gates designed with both low-Vth
and high-Vth devices in the complete library. The table shows
that the static power consumption of circuits synthesized
with the complete library is 2–3× higher than the circuits
synthesized with the basic library. This increase in static power
comes from higher leakage of high-Vth gates in some of
their input configurations. However, the reduction in dynamic
power consumption in circuits synthesized with the complete
library easily compensates for this increase in static power.
On average, the complete library reduces total power and
number of fins by 36% and 37%, respectively, over the basic
library based on conventional shorted-gate FinFETs in 32
nm technology. On the other hand, the previous work library
achieves 20% and 21% reduction in total power and number of
fins, respectively, over the basic library based on shorted-gate
FinFETs in 32 nm technology.
A. Discussions About Temperature and Frequency
In this paper, new logic gates are proposed to achieve lower
dynamic power and area consumption. This improvement
comes at the cost of additional leakage power. Therefore, the
effective usage of these novel gates depends on the relative
contribution of leakage power to the total power consumption.
One of the important factors determining leakage current is the
operating temperature. As temperature increases, the leakage
power increases exponentially, which potentially reduces the
effectiveness of the proposed gates. For example, the simu-
lations in Table V were performed at 75 °C, but if they had
been performed at a lower temperature of 27 °C (the SPICE
default), the reduction in total power consumption would have
increased from 36% to 39%. Thus, it is recommended to
simulate the circuits at a higher temperature to capture the
worst case leakage power. Increasing the temperature also has
a negative effect on dynamic power. The gates become slower
at the higher temperature, and the synthesis tool picks slightly
larger logic gates for critical paths. Synthesizing the circuit
with larger gates increases the dynamic power, nevertheless,
the dominant effect at higher temperatures is the increase in
leakage power.
The savings in the power consumption also depend on
the operating frequency, since dynamic power has a linear
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TABLE VII
Relationship Between Frequency and the Total Power Savings
is Compared at Different Frequencies for the Previous Work
and Complete Libraries
Frequency Previous Work Library Complete Library
2GHz 20% 36%
1500GHz 19.1% 30.2%
1GHz 19.7% 25.6%
500MHz 19.4% 19.4%
relationship with frequency. Having novel logic gates in the
synthesis libraries results in a higher leakage power and
lower dynamic power, thus the effectiveness of novel gates
depends on the relative contribution of the dynamic power
to the total power consumption. As frequency decreases, the
contribution of dynamic power is reduced, thus the novel dual-
Vth gates will be less effective in reducing the total power
consumption. Table VII compares the relative total power
savings of the previous work and complete libraries at four
different frequencies. As the frequency decreases, the power
savings from the previous work library remain almost constant,
while the savings from the complete library decrease. The table
shows that the complete library will lose its competitive edge
in terms of the total power consumption at some frequency
between 500 MHz and 1 GHz.
The methodology to collect results in this paper differs from
the preliminary version [13]. In this paper, the simulations
are performed at the elevated temperature of 75 °C instead of
the SPICE default of 27 °C. Further, in [13], dynamic power
of a circuit is estimated at 85% of the frequency established
by the basic library for that circuit. This frequency can be
unrealistically high, specially in the case of smaller circuits.
In this paper, all circuits in all libraries are analyzed at a fixed
frequency of 2GHz.
Finally, the savings in power consumption is approximated
without placement and routing of the circuits. Introduction
of the novel gates also reduces the area consumption, which
reduces the distance between the gates and hence their corre-
sponding parasitic wire capacitances. Therefore, it is expected
that the savings in the total power consumption will increase
once the placement and routing step is performed.
VI. Conclusion
This paper proposed the design of dual-Vth independent-
gate FinFETs by optimizing the oxide thickness, electrode
work-function, silicon thickness, and gate-source/drain un-
derlap. It is shown that the dual-Vth independent-gate Fin-
FETs enable merging of series and parallel transistors, with
efficient realization of logic gates. Complex functions were
also implemented using dual-Vth independent-gate devices
in pull-down or pull-up networks of gates. The gates have
lower input capacitance and number of fins, and comparable
performance to conventional implementations. A class of novel
logic gates has also been proposed by defactoring the Boolean
functions with applications in both the pull-down and pull-up
networks. Results on several benchmark circuits demonstrate
that significant savings in number of fins and total power con-
sumption can be achieved by incorporating these gates into the
technology library. The effects of the frequency of operation
and temperature on the relative performance of the proposed
logic gates are also explored and reported in this paper.
Acknowledgment
The authors acknowledge L. Mathew at Applied Novel
Devices, Austin, TX, M. Chowdhury at IBM, Austin, and Prof.
J. Fossum at the University of Florida, Gainesville, for helpful
discussions and support with the UFDG simulator. They also
acknowledge A. Bhoj and Prof. N. Jha at Princeton Univer-
sity, Princeton, NJ, for helpful discussions and suggestions
over aspects of FinFET TCAD simulation. They thank M.
Choudhury at Rice University, Houston, TX, for the simulator
used for dynamic power estimation. They would also like to
thank Dr. J. Hewitt at Rice University for proof-reading the
manuscript.
Resources and Availability
The UFDG netlists is available at http://www.ece.rice.edu/
∼mr11/finfet.htm.
References
[1] J. Colinge, FinFETs and Other Multi-Gate Transistors. Berlin, Germany:
Springer, Nov. 2007.
[2] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski,
E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J.
King, J. Bokor, and C. Hu, “Sub-50nm p-channel FinFET,” IEEE Trans.
Electron Devices, vol. 48, no. 5, pp. 880–886, May 2001.
[3] L. Mathew, Y. Du, A. V.-Y. Thean, M. Sadd, A. Vandooren, C. Parker, T.
Stephens, R. Mora, R. Rai, M. Zavala, D. Sing, S. Kalpat, J. Hughes, R.
Shimer, S. Jallepalli, G. Workman, W. Zhang, J. G. Fossum, B. E. White,
B.-Y. Nguyen, and J. Mogab, “CMOS vertical multiple independent gate
field effect transistor (MIGFET),” in Proc. IEEE Int. SOI Conf., Oct.
2004, pp. 187–189.
[4] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, “First
experimental demonstration of 100 nm inversion-mode InGaAs FinFET
through damage-free sidewall etching,” in Proc. IEDM, 2009, pp. 1–4.
[5] L. Mathew, L. Y. Du, S. Kaipat, M. Sadd, M. Zavala, T. Stephens, R.
Mora, R. Rai, S. Becker, C. Parker, D. Sing, R. Shimer, J. Sanez, A. V. Y.
Thean, L. Prabhu, M. Moosa, B. Y. Nguyen, J. Mogah, G. O. Workman,
A. Vandooren, Z. Shi, M. M. Chowdhury, W. Zhang, and J. G. Fossum,
“Multiple independent gate field effect transistor (MIGFET): Multi-fin
RF mixer architecture, three independent gates (MIGFET-T) operation
and temperature characteristics,” in Proc. Int. Symp. VLSI Technol., 2005,
pp. 200–201.
[6] A. Datta, A. Goel, R. T. Cakici, H. Mahmoodi, D. Lekshmanan, and
K. Roy, “Modeling and circuit synthesis for independently controlled
double gate FinFET devices,” IEEE Trans. Comput.-Aided Design Integr.
Circuits Syst., vol. 26, no. 11, pp. 1957–1966, Nov. 2007.
[7] A. Muttreja, N. Agarwal, and N. K. Jha, “CMOS logic design with
independent-gate FinFETs,” in Proc. Int. Conf. Comput. Design, 2007,
pp. 560–567.
[8] R. Cakici and K. Roy, “Analysis of options in double-gate MOS tech-
nology: A circuit perspective,” IEEE Trans. Electron Devices, vol. 54,
no. 12, pp. 3361–3368, Dec. 2007.
[9] S. Tawfik and V. Kursun, “FinFET domino logic with independent gate
keepers,” Microelectron. J., vol. 40, no. 11, pp. 1531–1540, 2009.
[10] S. H. Rasouli, H. Koinke, and K. Banerjee, “High-speed low-power
FinFET based domino logic,” in Proc. Asia South Pacific Design Autom.
Conf., 2009, pp. 829–834.
[11] W. Zhang, J. G. Fossum, L. Mathew, and Y. Du, “Physical insights
regarding design and performance of independent-gate FinFETs,” IEEE
Trans. Electron Devices, vol. 52, no. 10, pp. 2198–2206, Oct. 2005.
ROSTAMI AND MOHANRAM: DUAL-VTH INDEPENDENT-GATE FINFETS FOR LOW POWER LOGIC CIRCUITS 349
[12] Synopsys Sentaurus Design Suite, Synopsys, Mountain View, CA, 2009.
[13] M. Rostami and K. Mohanram, “Novel dual-Vth independent-gate
FinFET circuits,” in Proc. Asia South Pacific Des. Automat. Conf., 2010,
pp. 867–872.
[14] S. Nuttinck, B. Parvais, G. Curatola, and A. Mercha, “Double-gate Fin-
FETs as a CMOS technology downscaling option: An RF perspective,”
IEEE Trans. Electron Devices, vol. 54, no. 2, pp. 279–283, Feb. 2007.
[15] Y. Cao and W. Zhao, “Predictive technology model for nano-CMOS
design exploration,” in Proc. Int. Conf. Nano-Netw., 2006, pp. 1–5.
[16] M. V. Dunga, C.-H. Lin, D. D. Lu, W. Xiong, C. R. Cleavelin, P. Patruno,
J.-R. Hwang, F.-L. Yang, A. M. Niknejad, and H. Chenming, “BSIM-
MG: A versatile multi-gate FET model for mixed-signal design,” in
Proc. IEEE Symp. VLSI Tech., Jun. 2007, pp. 60–61.
[17] M.-H. Chiang, K. Kim, C.-T. Chuang, and C. Tretz, “High-density
reduced-stack logic circuit techniques using independent-gate controlled
double-gate devices,” IEEE Trans. Electron Devices, vol. 53, no. 9,
pp. 2370–2377, Sep. 2006.
[18] J. G. Fossum, “Physical insights on nanoscale multi-gate CMOS design,”
Solid-State Electron., vol. 51, pp. 188–194, Feb. 2007.
[19] M. Masahara, R. Surdeanu, L. Witters, G. Doornbos, V. H. Nguyen,
G. Van den Bosch, C. Vrancken, M. Jurczak, and S. Biesemans,
“Experimental investigation of optimum gate workfunction for CMOS
four-terminal multigate MOSFETs (MUGFETs),” IEEE Trans. Electron
Devices, vol. 54, no. 6, pp. 1431–1437, Jun. 2007.
[20] A. Tsormpatzoglou, C. A. Dimitriadis, R. Clerc, G. Pananakakis, and
G. Ghibaudo, “Threshold voltage model for short-channel undoped
symmetrical double-gate MOSFETs,” IEEE Trans. Electron Devices,
vol. 55, no. 9, pp. 2512–2516, Sep. 2008.
[21] S. Tawfik and V. Kursun, “Low-power and robust six-FinFET memory
cell using selective gate-drain/source overlap engineering,” in Proc. Int.
Symp. Integr. Circuits, 2009, pp. 244–247.
[22] S. Tawfik and V. Kursun, “Portfolio of FinFET memories: Innovative
techniques for an emerging technology,” in Proc. ISOCC, Nov. 2008,
pp. 101–104.
[23] L. Chang, S. Tang, T.-J. King, J. Bokor, and C. Hu, “Gate length scaling
and threshold voltage control of double-gate MOSFETs,” in Proc. IEDM
Tech. Dig., 2000, pp. 719–722.
[24] M. Masahara, R. Surdeanu, L. Witters, G. Doornbos, V. H. Nguyen, G.
Van den Bosch, C. Vrancken, K. Devriendt, F. Neuilly, E. Kunnen, M.
Jurczak, and S. Biesemans, “Demonstration of asymmetric gate-oxide
thickness four-terminal FinFETs having flexible threshold voltage and
good subthreshold slope,” IEEE Electron Device Lett., vol. 28, no. 3,
pp. 217–219, Mar. 2007.
[25] A. B. Sachid, C. R. Manoj, D. K. Sharma, and V. R. Rao, “Gate
fringe-induced barrier lowering in underlap FinFET structures and its
optimization,” IEEE Electron Device Lett., vol. 29, no. 1, pp. 128–130,
Jan. 2008.
[26] C. R. Manoj, M. Nagpal, D. Varghese, and V. R. Rao, “Device design and
optimization considerations for bulk FinFETs,” IEEE Trans. Electron
Devices, vol. 55, no. 2, pp. 609–615, Feb. 2008.
[27] A. Kuriyama, J. Mitard, O. Faynot, L. Bre´vard, L. Clerc, A. Tozzo,
V. Vidal, S. Deleonibus, H. Iwai, and S. Cristoloveanu, “A systematic
investigation of work function in advanced metal gate-HfO2-SiO2
structures with bevel oxide,” Solid-State Electron., vol. 51, nos. 11–12,
pp. 1515–1522, 2007.
[28] S. Kim and J. Fossum, “Design optimization and performance projec-
tions of double-gate FinFETs with gate-source/drain underlap for SRAM
application,” IEEE Trans. Electron Devices, vol. 54, no. 8, pp. 1934–
1942, Aug. 2007.
[29] S. Xiong and J. Bokor, “Sensitivity of double-gate and FinFET devices
to process variations,” IEEE Trans. Electron Devices, vol. 50, no. 11,
pp. 2255–2261, Nov. 2003.
[30] S. Tawfik and V. Kursun, “Low-power and compact sequential circuits
with independent-gate FinFETs,” IEEE Trans. Electron Devices, vol. 55,
no. 1, pp. 60–70, Jan. 2008.
[31] S. Tawfik and V. Kursun, “Multi-threshold voltage FinFET sequential
circuits,” IEEE Trans. Very Large Scale Integr. Syst., vol. 19, no. 1,
pp. 151–156, Jan. 2011.
[32] D. D. Lu, C.-H. Lin, S. Yao, W. Xiong, F. Bauer, C. R. Cleavelin, A. M.
Niknejad, and C. Hu, “Design of FinFET SRAM cells using a statistical
compact model,” in Proc. Int. Conf. Simulation Semiconductor Devices
Processes, 2009, pp. 1–4.
[33] S. Toriyama and N. Sano, “Probability distribution functions of threshold
voltage fluctuations due to random impurities in deca-nano MOSFETs,”
Phys. E: Low-Dimensional Syst. Nanostructures, vol. 19, nos. 1–2,
pp. 44–47, Jul. 2003.
[34] R. F. Sproull and D. Harris, Logical Effort: Designing Fast CMOS
Circuits. San Mateo, CA: Morgan Kaufmann, 1999.
[35] B. Swahn and S. Hassoun, “Gate sizing: FinFETs versus 32 nm bulk
MOSFETs,” in Proc. Des. Autom. Conf., 2006, pp. 528–531.
[36] Abc Synthesis Tools. (2008) [Online]. Available: http://www.eecs.
berkeley.edu/alanmi/abc
Masoud Rostami (S’05) received the B.S. and M.S.
degrees in electrical engineering from the University
of Tehran, Tehran, Iran, in 2005 and 2008, respec-
tively. He is currently working toward the Ph.D.
degree in computer engineering from the Department
of Electrical and Computer Engineering, Rice Uni-
versity, Houston, TX.
His current research interests include double-gate
devices, statistical circuit design, and statistical net-
work inference of biological networks.
Kartik Mohanram (S’00–M’04) received the
B.Tech. degree in electrical engineering from the
Indian Institute of Technology Bombay, Mumbai,
India, in 1998, and the M.S. and Ph.D. degrees in
computer engineering from the University of Texas,
Austin, in 2000 and 2003, respectively.
He is currently with the Department of Elec-
trical and Computer Engineering, Rice University,
Houston, TX. His current research interests include
computer engineering and systems, nano-electronics,
and computational biology.
Dr. Mohanram is a recipient of the NSF CAREER Award, the ACM/SIGDA
Technical Leadership Award, and the A. Richard Newton Graduate Scholar-
ship.
